



**ON Semiconductor®**

<http://onsemi.com>

# LB11867FV

---

**Monolithic Digital IC**

**For Fan Motor**

## **Variable Speed Single-phase Full-wave Pre-driver**

### **Overview**

LB11867FV is a single-phase bipolar driving motor pre-driver with the variable speed function compatible with external PWM signal. With a few external parts, a highly-efficient and highly-silent variable drive fan motor with low power consumption can be achieved. This product is best suited for driving of the server requiring large air flow and large current and the fan motor of consumer appliances.

### **Features**

- Single-phase full-wave driving pre-driver
  - ⇒ Low-saturation drive using external PMOS-NMOS enables high-efficiency low power-consumption drive.
- Variable speed control possible with external PWM input
  - ⇒ Separately-excited upper direct PWM ( $f=30\text{kHz}$ ) control method ensures highly silent speed control.
- Current limiting circuit incorporated
  - ⇒ Chopper type current limiting made at startup and during lock.
- Reactive current cut circuit incorporated
  - ⇒ Reactive current before phase changeover is cut, ensuring highly silent and low power-consumption drive.
- Minimum speed setting pin
  - ⇒ Minimum speed can be set by setting the resistance.
- Soft start setting pin
- Lock protection and automatic reset circuits incorporated
- FG (rotation speed detection) output
- Thermal shutdown circuit incorporated

# LB11867FV

## Specifications

### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
V <sub>CC</sub> pin maximum supply voltage	V <sub>CC</sub> max		18	V
OUTN pin maximum output current	I <sub>OUTN</sub> max		20	mA
OUTP pin maximum Sink current	I <sub>OUTP</sub> max		20	mA
OUT pin output withstand voltage	V <sub>OUT</sub> max		18	V
V <sub>TH</sub> , RMI pins withstand voltage	V <sub>VTH</sub> , V <sub>VRMI</sub> max		7	V
S-S pin withstand voltage	V <sub>S-S</sub> max		7	V
FG output pin withstand voltage	V <sub>FG</sub> max		19	V
FG pin maximum output current	I <sub>FG</sub> max		10	mA
5VREG pin maximum output current	I <sub>5VREG</sub> max		20	mA
Allowable power dissipation	P <sub>d</sub> max	with specified substrate *1	800	mW
Operating temperature	T <sub>opr</sub>	*2	-30 to 95	°C
Storage temperature	T <sub>stg</sub>		-55 to 150	°C

\*1 Specified substrate: 114.3mm×76.1mm×1.6mm, glass epoxy board.

\*2 T<sub>j</sub> max=150°C must not be exceeded.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### Recommended Operating Conditions at Ta = 25°C



Parameter	Symbol	Conditions	Ratings	Unit
V <sub>CC</sub> Supply voltage	V <sub>CC</sub>		5.5 to 16	V
V <sub>TH</sub> , RMI input voltage range	V <sub>TH</sub> , RMI		0 to 5	V
Hall input common-phase input voltage range	V <sub>ICM</sub>		0.2 to 3	V

### Electrical Characteristics at Ta = 25°C, V<sub>CC</sub> = 12V


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Circuit current	I <sub>CC1</sub>	During drive	5.5	7.5	9.5	mA
	I <sub>CC2</sub>	During lock protection	5.5	7.5	9.5	mA
5VREG voltage	5VREG	I <sub>5VREG</sub> = 5mA	4.80	4.95	5.10	V
Current limiting voltage	V <sub>LIM</sub>		185	200	215	mV
CPWM pin "H" level voltage	V <sub>CPWMH</sub>		2.8	3.0	3.2	V
CPWM pin "L" level voltage	V <sub>CPWML</sub>		0.9	1.1	1.3	V
CPWM pin charge current	I <sub>CPWM1</sub>	V <sub>CPWM</sub> = 0.5V	24	30	36	μA
CPWM pin discharge current	I <sub>CPWM2</sub>	V <sub>CPWM</sub> = 3.5V	21	27	33	μA
CPWM Oscillation frequency	FPWM	C = 220PF		30		kHz
CT pin "H" level voltage	V <sub>CTH</sub>		2.8	3.0	3.2	V
CT pin "L" level voltage	V <sub>CTL</sub>		0.9	1.1	1.3	V
CT pin charge current	I <sub>CT1</sub>	V <sub>CT</sub> = 0.5V	1.6	2.0	2.5	μA
CT pin discharge current	I <sub>CT2</sub>	V <sub>CT</sub> = 3.5V	0.16	0.20	0.25	μA
CT pin charge/discharge ratio	R <sub>CT</sub>	I <sub>CT1</sub> /I <sub>CT2</sub>	8	10	12	times
S-S pin discharge current	I <sub>S-S</sub>	V <sub>S-S</sub> = 1V	0.4	0.5	0.6	μA
OUTN output H-level voltage	V <sub>ONH</sub>	I <sub>O</sub> = 10mA		V <sub>CC</sub> -0.85	V <sub>CC</sub> -1.00	V
OUTN output L-level voltage	V <sub>ONL</sub>	I <sub>O</sub> = 10mA		0.9	1.00	V
OUTP output L-level voltage	V <sub>OPL</sub>	I <sub>O</sub> = 10mA		0.5	0.65	V
Hall input sensitivity	V <sub>HN</sub>	I <sub>N+</sub> , I <sub>N-</sub> differential voltage (including offset and hysteresis)		±10	±20	mV
FG output L-level voltage	V <sub>FG</sub> L	I <sub>FG</sub> = 5mA		0.15	0.30	V
FG pin leakage current	I <sub>FG</sub> L	V <sub>FG</sub> = 19V			20	μA
V <sub>TH</sub> /RMI pin bias current	I <sub>VTH</sub> /I <sub>IRMI</sub>	CPWM = V <sub>TH</sub> /RMI = 2V			0.1	μA

**Package Dimensions**

unit : mm (typ)  
3178B




**Pin Assignment**



Top View

Block Diagram



Truth table

(1) Drive lock CPWM=H VTH, RMI, S-S=L


IN <sup>-</sup>	IN <sup>+</sup>	CT	OUT1P	OUT1N	OUT2P	OUT2N	FG	Mode
H	L	L	L	L	OFF	H	L	OUT1 → 2 drive
L	H		OFF	H	L	L	OFF	OUT2 → 1 drive
H	L	H	OFF	L	OFF	H	L	Lock protection
L	H		OFF	H	OFF	L	OFF	

(2) Speed control CT, S-S=L

VTH, RMI	CPWM	IN <sup>-</sup>	IN <sup>+</sup>	OUT1P	OUT1N	OUT2P	OUT2N	Mode
L	H	H	L	L	L	OFF	H	OUT1 → 2 drive
		L	H	OFF	H	L	L	OUT2 → 1 drive
H	L	H	L	OFF	L	OFF	H	Regeneration mode
		L	H	OFF	H	OFF	L	

For VTH, RMI, and S-S pins, refer to the timing chart.

Application Circuit Example (12V)



\*1. Power-GND wiring

SGND is connected to the control circuit power supply system.

\*2. Power stabilization capacitor

For the power stabilization capacitor on the signal side, use the capacitance of 1μF or more. Connect VCC and GND with a thick and shortest pattern.

\*3. Power stabilization capacitor on the power side

For the power stabilization capacitor on the power side, use the capacitance of 1μF or more. Connect the power supply on the power side and GND with a thick and shortest pattern.

\*4. IN<sup>+</sup>, IN<sup>-</sup> pins

Hall signal input pin.

Wiring should be short to prevent carrying of noise.

If noise is carried, insert the capacitor between IN<sup>+</sup> and IN<sup>-</sup> pins.

The Hall input circuit functions as a comparator with hysteresis (15mV).

This also has a soft switch section with ±30mV (input signal differential voltage).

It is also recommended that the Hall input level is minimum 100mV(p-p).

\*5. CPWM pin

Pin to connect the capacitor for generation of the PWM basic frequency

The use of CP = 220pF causes oscillation at f = 30kHz, which is the basic frequency of PWM.

As this is used also for the current limiting canceling signal, be sure to connect the capacitor even when the speed control is not made.

\*6. RMI pin

Minimum speed setting pin.

Perform pull-up with 5VREG when this pin is not to be used.

If the IC power supply is likely to be turned OFF first when the pin is used with external power supply, be sure to insert the current limiting resistor to prevent inflow of large current. (The same applies to the VTH pin.)

\*7. VTH pin

Speed control pin.

Connect this pin to GND when it is not used (at full speed).

For the control method, refer to the timing chart.

For control with pulse input, insert the current limiting resistor and use the pin with the frequency of 20k to 100kHz (20kHz to 50kHz recommended).

\*8. SENSE pin

Current limiting detection pin.

When the pin voltage exceeds 0.2V, the current is limited and the operation enters the lower regeneration mode.

Connect this pin to GND when it is not to be used.

\*9. FG pin

Rotation speed detection pin.

This is an open collector output, which can detect the rotation speed from the FG output according to the phase changeover. Keep this pin open when it is not to be used.

\*10. CT pin

Pin to connect the lock detection capacitor.

The constant-current charge and discharge circuits incorporated cause locking when the pin voltage becomes 3.0V and unlocking when it is 1.1V.

Connect the pin to GND when it is not to be used (locking not necessary).

\*11. S-S pin

Pin to connect the soft-start setting capacitor.


Connect the capacitor between 5VREG and S-S pin.

This pin enables setting of the soft start time according to the capacity of the capacitor.

See the timing char.

Connect the pin to GND when it is not to be used.

Control timing chart (Speed control)



(1) Minimum speed setting (stop) mode

The low-speed fan rotation occurs at the minimum speed set with the RMI pin. When the minimum speed is not set (RMI pin pulled up to 5VREG), the motor stops.

(2) Low speed  $\leftrightarrow$  high speed


PMW control is made by comparing the CPWM oscillation voltage (1.1V  $\leftrightarrow$  3.0V) and VTH voltage. Both upper and lower output TRs are turned ON when the VTH voltage is low. The upper output TR is turned OFF when the VTH voltage is high, regenerating the coil current in the lower TR. Therefore, as the VTH voltage decreases, the output ON-DUTY increases, causing increase in the coil current, raising the motor rotation speed. The rotation speed can be monitored with the FG output.

(3) Full speed mode


The full speed mode becomes effective when the VTH voltage is 1.1V or less. (Set VTH = GND when the speed control is not to be made.)

**Control timing chart (Soft start)**

(1) At  $V_{TH} < RMI$  voltage



(2) At  $V_{TH} > RMI$  voltage



Adjust the S-S pin voltage gradient by means of the capacitance of the capacitor between the S-S pin and 5VREG.  
 Recommended capacitor: 0.1 $\mu$ F to 1 $\mu$ F



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.